

A Simple Digital-analog Circuit Suitable for Realization of Various Mathematical Operations for the Application in Artificial Neural Networks Implemented in Hardware

Rafał Długosz, Marta Kolasa, Tomasz Talaśka
University of Science and Technology, Bydgoszcz, Poland

rafal.dlugosz@gmail.com, markol@utp.edu.pl, tomasz.talaska@gmail.com

Abstract

Various mathematical operations are used in artificial neural networks (ANN) to perform calculations according to given learning algorithms. The most typical operations include: summation, subtraction, multiplication, calculation of the sigmoid function (in synapses), etc [1, 2]. In case of ANNs realized in software realization of these operations is simple, as it usually requires only single instructions. A quite different situation appears in ANNs realized in hardware, especially as application specific integrated circuits (ASIC). In this case one of the main problems is to implement these operations in an efficient way at the transistor level [3]. In this work we propose a simple electronic circuit which depending on the parameters of particular elements (resistances or transistor sizes) can perform different mathematical operations. As a result, a single circuit can be used in various blocks of the ANN. The inputs of the circuit are digital multi-bit signals, while the output signal is the resultant voltage. The circuit is suitable for ANNs in which part of the operations are performed at the digital side, and part at the analog side. At digital side we perform operations directly related to the weights of the neurons, which are digital signal, while some parts of the learning algorithm are performed at the analog side. This approach protects the weights against the lost of information, while the operations which are hardware consuming can be realized using simpler analog circuits.

References

1. D. MACQ AND M. VERLEYSSEN AND P. JESPERS AND AND J.-D. LEGAT AND UNDEFINED . Analog Implementation of a Kohonen Map with On-Chip Learning. IEEE Transactions on Neural Networks, vol.4, no.3, pp.456-461, May 1993.
2. A. GOPLAN AND A. H. TITUS. A New Wide Range Euclidean Distance Circuit for Neural Network Hardware Implementations. IEEE Transactions on Neural Networks, vol. 14, pp. 1176-1186, Sep. 2003.
3. R. DŁUGOSZ AND T. TALAŚKA AND W. PEDRYCZ. Current-Mode Analog Adaptive Mechanism for Ultra-Low Power Neural Networks. IEEE Transactions on Circuits and Systems - II: Express Brief, Vol. 58, Jan. 2011.